

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	N NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/755,825	09/755,825 01/05/2001		Iain Robertson	T1-28925	5403
23494	7590	06/24/2005		EXAM	IINER
TEXAS INS P O BOX 65:		ENTS INCORPOR	KADING,	KADING, JOSHUA A	
DALLAS, T				ART UNIT	PAPER NUMBER
·				2661	

DATE MAILED: 06/24/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>(4N</b>
α.

# Application No. Applicant(s) 09/755.825 ROBERTSON ET AL. Office Action Summary Examiner Art Unit 2661 Joshua Kading -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). **Status** 1) Responsive to communication(s) filed on 11 April 2005. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-15 is/are pending in the application. 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration. 5) Claim(s) \_\_\_\_\_ is/are allowed. 6) Claim(s) 1-7,9,10 and 15 is/are rejected. 7) Claim(s) 8 and 11-14 is/are objected to. 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement. **Application Papers** 9) The specification is objected to by the Examiner. 10) ☐ The drawing(s) filed on 11 April 2005 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) ☐ All b) ☐ Some \* c) ☐ None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. \_\_ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). \* See the attached detailed Office action for a list of the certified copies not received. Attachment(s) 4) Interview Summary (PTO-413) 1) Notice of References Cited (PTO-892) Paper No(s)/Mail Date. \_ 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) Notice of Informal Patent Application (PTO-152) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 6) [\_\_ Other:

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-7 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Patent 5,956,748, New.

Regarding claim 1, New discloses, "an interface circuit for communicating received data from a receive clock domain into a transmit clock domain, comprising:

a buffer, comprising a plurality of entries, having an input coupled to receive data from the receive clock domain and having an output for presenting data into the transmit clock domain (*figure 2, element 202*); and

a plurality of valid logic circuits, each associated with a corresponding one of the plurality of entries of the buffer (figure 2, elements 241 and 240 act as valid logic circuits by enabling the read and write operations), each valid logic circuit comprising:

a write valid latch for controlling the state of a valid line in the receive clock domain, the write valid latch having a set input coupled to receive a write request signal (figure 2, element 214 as described in col. 7, lines 13-16 where the data in the latch is used to control the state of the write valid line);

a read valid latch for controlling the state of a valid line in the transmit clock domain, the read valid latch having a reset input coupled to receive a read request signal (figure 2, element 212 with similar operation to the latch 214 as described in col. 7, lines 13-16);

reset logic for resetting the write valid latch responsive to the read request signal (figure 2, elements 207, 221, and 223 act together to reset the logic in the latch as read in col. 7, lines 11-22);

set logic for setting the read valid latch responsive to the write request signal (figure 2, elements 208, 222, and 224 act together to set the logic in the latch as read in col. 5, lines 26-47)."

Regarding claim 2, New discloses, "write pointer logic for maintaining a write pointer indicating one of the entries of the buffer into which a next received data word is to be written from the receive clock domain (*figure 2, element 205*); and read pointer logic for maintaining a read pointer indicating one of the entries of the buffer from which a next data word is to be read into the transmit clock domain (*figure 2, element 206*)."

Regarding claim 3, New discloses, "a first edge detector circuit, for detecting a transition of the read request signal in the transmit clock domain (*figure 2, element 207* as described in col. 5, lines 26-30 where 207 functions similarly to that of element 208

Page 4

and where the comparator detects an edge by the comparison of the two signals, i.e. when one signal transitions and is determined to be the same as the other, edge detection has occurred due to the transition); a first synchronizer circuit, having an input coupled to the first edge detector circuit, for generating, at an output coupled to a reset input of the write valid latch, a reset signal synchronized into the receive clock domain (figure 2, element 210)."

Regarding claim 4, New discloses, "a second edge detector circuit, for detecting a transition of the write request signal in the receive clock domain (figure 2, element 208 as described in col. 5, lines 26-30 where the comparator detects an edge by the comparison of the two signals, i.e. when one signal transitions and is determined to be the same as the other, edge detection has occurred due to the transition); a second synchronizer circuit, having an input coupled to the second edge detector circuit, for generating, at an output coupled to a set input of the read valid latch, a set signal synchronized into the transmit clock domain (figure 2, element 210 where although there is a single synch circuit, one of ordinary skill in the art would recognize that one or two synch circuits is a matter of design choice)."

Regarding claim 5, New discloses, "a method of transferring data words from a receive clock domain into a transmit clock domain, comprising the steps of:

applying a data word to an input of a buffer having a plurality of entries (figure 2, element 232);

responsive to a write valid bit associated with a first one of the plurality of entries indicating that the first one of the plurality of entries does not contain valid data, the first one of the plurality of entries indicated by a current value of a write pointer: storing the applied data word into the first one of the plurality of entries (*figure 2, elements 203 and 205 as described in col. 4, lines 42-50*);

setting the write valid bit associated with the first one of the plurality of entries

(col. 4, lines 42-50 whereby enabling the write operation the write bit has been set); and setting a read valid bit associated with the first one of the plurality of entries (col. 5, lines 18-25 whereby enabling the read operation the read bit has been set); and responsive to a read valid bit associated with a second one of the plurality of entries indicating that a second one of the plurality of entries contains valid data, the second one of the plurality of entries indicated by a current value of a read pointer; reading the contents of the second one of the plurality of entries into the transmit clock domain (col. 5, lines 18-25);

clearing the read valid bit associated with the second one of the plurality of entries (col. 5, lines 26-52 where disabling the reading of data is the equivalent to clearing the read valid bit because it stops the read operation); and

clearing a write valid bit associated with the second one of the plurality of entries (col. 7, lines 11-22 where disabling the writing of data is the equivalent to clearing the write valid bit because it stops the write operation)."

Application/Control Number: 09/755,825

Art Unit: 2661

Regarding claim 6, New discloses, "the method of claim 5, further comprising: after the storing step, incrementing the write pointer (col. 4, lines 46-48)."

Regarding claim 7, New discloses, "the method of claim 6, further comprising: after the reading step, incrementing the read pointer (col. 7, lines 16-17)."

## Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over New in view of U.S. Patent 5,487,092, Finney et al. (Finney).

Regarding claim 9, New lacks what Finney discloses, "responsive to the read valid bit associated with a second one of the plurality of entries indicating that the second one of the plurality of entries does not contain valid data, issuing an idle symbol (col. 7, lines 13-21 where the RN bits are the read valid bits causing the pad word or idle symbol to be inserted into the data stream; it should be noted that although New and Finney have obvious differences, what is being taken from Finney is the idea of inserting an idle symbol into the data, the differences between New and Finney with regard to the inserting of the idle symbol are irrelevant)." It would have been obvious to

one of ordinary skill in the art at the time of invention to include the inserting of the idle symbol for the purpose of providing for the "necessary flow control." The motivation for inserting the idle symbol is to effectively aid in synchronizing data flow between two different frequencies (or clocks).

5. Claim10 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 6,233,221 B1, Lowe et al. (Lowe) in view of New.

Regarding claim 10, Lowe discloses, "a switch system for a communications network, comprising:

a plurality of switches, each having an interface for connecting to one or more network elements; a plurality of switch fabric devices, each comprising: a plurality of switch interfaces, each coupled to an associated one of the plurality of switches (figure 2, elements 205 and 209 are the switch fabrics associated with the functionally equivalent switches 202 and 204);

a first receive ring interface, operating in a receive clock domain (figure 1 shows how the network element of figure 2 is incorporated into a ring network, figure 2 shows element 204 acting as a first receive ring interface);

a first transmit ring interface, operating in a transmit clock domain (figure 2, element 202 is a first transmit ring interface and it is well known that communication networks operate in clock domains)...

a first ring path, having an input coupled to the first ring receive interface and having an output (figure 1, where the inside ring is the first ring path)...

a second receive ring interface (figure 1, where each network element has a receive ring interface as described in figure 2, therefore there is at least a second receive ring interface in the network);

a second ring path, having an input coupled to the second ring receive interface and having an output (figure 1, where the outside ring is the second ring path);

a second transmit ring interface (figure 1, where each network element has a transmit ring interface as described in figure 2, therefore there is at least a second transmit ring interface in the network);

wherein the first receive ring interface and the second transmit ring interface correspond to a first ring interface that is coupled to a ring interface of another one of the plurality of switch fabric devices, and wherein the first transmit ring interface and the second receive ring interface correspond to a second ring interface that is coupled to a ring interface of another one of the plurality of switch fabric devices, such that the plurality of switch fabric devices are interconnected into a ring (figure 1 shows that each network element is connected through each of their respective interfaces and as pictured are arranged into a ring structure)."

However, Lowe lacks what New discloses, that is "a transmit clock generator circuit, for generating a clock signal for controlling the operation of the first transmit ring interface (figure 2 where if a clock signal exists in the system, it must have been generated by a device); and

clock domain (figure 2, element 202); and

a buffer, comprising a plurality of entries, having an input coupled to receive data from the receive clock domain and having an output for presenting data into the transmit

Page 9

a plurality of valid logic circuits, each associated with a corresponding one of the plurality of entries of the buffer (*figure 2, elements 241 and 240 act as valid logic circuits* by enabling the read and write operations), each valid logic circuit comprising:

a write valid latch for controlling the state of a valid line in the receive clock domain, the write valid latch having a set input coupled to receive a write request signal (figure 2, element 214 as described in col. 7, lines 13-16 where the data in the latch is used to control the state of the write valid line);

a read valid latch for controlling the state of a valid line in the transmit clock domain, the read valid latch having a reset input coupled to receive a read request signal (figure 2, element 212 with similar operation to the latch 214 as described in col. 7, lines 13-16);

reset logic for resetting the write valid latch responsive to the read request signal (figure 2, elements 207, 221, and 223 act together to reset the logic in the latch as read in col. 7, lines 11-22);

set logic for setting the read valid latch responsive to the write request signal (figure 2, elements 208, 222, and 224 act together to set the logic in the latch as read in col. 5, lines 26-47)."

It would have been obvious to one with ordinary skill in the art at the time of invention to have all of the components of elements 240 and 241 (i.e. the write latch,

Art Unit: 2661

read latch, reset logic, and set logic) combined with the Lowe for the purpose of having a storage device in an asynchronous environment. The motivation for implementing such a system would be to have minimal operation latency (*New, col. 2, lines 36-38*).

Regarding claim 15, Lowe lacks what New further discloses, "wherein the reset logic comprises: a first edge detector circuit, for detecting a transition of the read request signal in the transmit clock domain (*figure 2, element 207 as described in col. 5, lines 26-30 where 207 functions similarly to that of element 208 and where the comparator detects an edge by the comparison of the two signals, i.e. when one signal transitions and is determined to be the same as the other, edge detection has occurred due to the transition)*; a first synchronizer circuit, having an input coupled to the first edge detector circuit, for generating, at an output coupled to a reset input of the write valid latch, a reset signal synchronized into the receive clock domain (*figure 2, element 210*);

and wherein the set logic comprises:

a second edge detector circuit, for detecting a transition of the write request signal in the receive clock domain (figure 2, element 208 as described in col. 5, lines 26-30 where the comparator detects an edge by the comparison of the two signals, i.e. when one signal transitions and is determined to be the same as the other, edge detection has occurred due to the transition); a second synchronizer circuit, having an input coupled to the second edge detector circuit, for generating, at an output coupled to a set input of the read valid latch, a set signal synchronized into the transmit clock

domain (figure 2, element 210 where although there is a single synch circuit, one of ordinary skill in the art would recognize that one or two synch circuits is a matter of design choice)."

It would have been obvious to one with ordinary skill in the art at the time of invention to include the edge detectors and synchronizers with the system of claim 10 for the same reasons and motivation as in claim 10.

### Allowable Subject Matter

6. Claims 8 and 11-14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

#### Response to Arguments

7. Applicant's arguments filed 11 April 2005 have been fully considered but they are not persuasive.

Applicant argues that New fails to read on the claimed invention because New lacks "a read valid bit" and "a write valid bit associated with a first [and second] one of the plurality of entries." The examiner respectfully disagrees.

As noted in the cited passage of New in the rejection above, there is indeed a write and read valid bit associated each with a buffer entry. Specifically New states, "[w]hen a write operation is to be performed, write control circuit 203 enables write

Art Unit: 2661

address counter 205 by **asserting a logic high WRITE signal** which is applied to the enable input terminal of write address counter 205." The asserted WRITE signal thus indicates the buffer location is ready to be written, i.e. the WRITE signal is a valid bit that indicates the buffer location no longer contains valid data. The read signal has a similar function as noted in col. 5, lines 18-25 of NEW.

Applicant argues that New further does not read on the claimed invention because the cited portion in New does not disclose, "a plurality of valid logic circuits, each associated with a corresponding one of the plurality of entries of the buffer." The examiner respectfully disagrees.

Again as noted above, each read and write signal corresponds to a specific location in the buffer that is either being read from or written to. Therefore, there are at least 2 buffer locations associated with the write logic circuit and the read logic circuit.

Applicant argues that "New does not describe reset logics for resetting write and read valid logics..." The examiner respectfully disagrees.

New, col. 5, lines 26-52 describes how the write (and similarly the read) valid logic circuits are functionally reset by suspending the write/read signal so that the corresponding operation is not performed until the buffer is ready. This suspending is the functional equivalent of resetting the valid logic circuits because they are achieving the same results. It does not matter that the resetting may zero out the corresponding

Art Unit: 2661

valid bit and the suspending merely halts the signal, the do the same thing - stopping their respective operation from being performed.

Applicant further argues that New in view of Finney has no motivation to be combined because "for New, it does not even matter whether a data word is an idle symbol, pad word, or a valid data because it does not rely on the contents of the data word to synchronize the operations." The examiner respectfully disagrees.

The purpose of combining the references in an obviousness type rejection is to show that one of ordinary skill in the art would have motivation to combine the two inventions in some way. There is no requirement that the two inventions can or need be physically combined. See MPEP 2145.III. There only needs to be a suggestion of motivation as to why one of ordinary skill in the art would use the invention disclosed in the second reference in combination with the first reference. As noted in the rejection above. Finney fully discloses a clear motivation for using the insertion of idle symbols for invalid data. Since Finney does not contradict or destroy the primary invention of New, the two references can be combined.

Lastly, applicant argues that Lowe does not read on the claimed invention because the switches of Lowe are included in the switch fabrics of 205 and 209; and that Lowe makes no mention of two different clock domains. The examiner respectfully disagrees.

Application/Control Number: 09/755,825 Page 14

Art Unit: 2661

As noted in the rejection above, the switch fabrics are associated with the functionally equivalent switches 202 and 204.

Although Lowe does not explicitly disclose the two clock domains, New shows that the device used in conjunction with the rings of Lowe does have two distinct clock domains and one of ordinary skill in the art would recognize that if combined, as per New, there would be two distinct clock domains.

#### Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joshua Kading whose telephone number is (571) 272-3070. The examiner can normally be reached on M-F: 8:30AM-5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chau Nguyen can be reached on (571) 272-3126. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Joshua Kading

CHAU NGUYEN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600

Chru Ti Nfrom